design package: January 2019
There is a data sheet. A block diagram helps show how timing is injected into the switch ASIC.
A design package has been submitted to the Open Compute Project.
