

Edgecore AS7316-26X

Switch Specification

Revision 1.0



OPEN
Compute Project

Revision History

Revision	Date	Author	Description
1.0	9/13/2018	Jeff Catlin	Initial Draft

Contents

Revision History.....	2
Licenses	6
Scope.....	8
Overview	8
Physical Overview	8
Front View.....	8
Rear View	9
Dimensions.....	9
Top View.....	10
Front View Detail.....	11
Front Panel LEDs	11
Network / Timing LEDs.....	11
System LEDs	13
Front panel ports	14
Console Port	14
Network ports	14
Rear View	15
Field Replaceable Units	16
Power Supply Modules.....	16
Power Supply LEDs.....	17
Power supply Pin-Out.....	18
Fan Modules.....	19
Fan Connector pinout	23
System Overview:	23
Main PCB Block Diagram	23
X86 Broadwell-DE CPU Module Block Diagram	24
BMC Sub-system	24
PCB Board Set.....	25

PCB Stack-up	26
CPU board PCB Stack-up	26
BMC board PCB Stack-up	26
Main board PCB Stack-up.....	27
Connection board PCB Stack-up	27
Fan board PCB Stack-up	28
PCB Dimensions	28
CPU board PCB Dimension.....	28
BMC board PCB Dimension.....	29
Main board PCB Dimension	29
Connection board PCB Dimension.....	30
FAN board PCB Dimension.....	30
Placement	31
CPU board:	31
BMC board:	32
Main board:.....	33
Power Connection board:.....	34
FAN board:	35
120 Pin CPU PCB to Main PCB Connector.....	36
Thermal Monitoring	37
Main PCB Thermal sensor locations.....	37
LM75 sensor location.....	37
Heater function.....	37
X86 Broadwell-DE CPU Module thermal sensor location	38
Power Consumption	39
Switch Silicon configuration.....	39
Port mapping.....	39
CAUI-4 interface.....	41
10G KR interface	41
LED stream	41
LED Stream bit define	43

Software Support	45
BIOS support.....	45
ONIE	45
Open Network Linux.....	45
Specifications	46
Power Consumption.....	46
ROHS	46
Safety	46
Electromagnetic Compatibility.....	46
Environmental.....	46

Licenses

All semiconductor devices that may be referred to in this specification, or required to manufacture products described in this specification, will be considered referenced only, and no intellectual property rights embodied in or covering such semiconductor devices shall be licensed as a result of this specification or such references. Notwithstanding anything to the contrary in the CLA, the licenses set forth therein do not apply to the intellectual property rights included in or related to the semi-conductor devices identified in the specification. These references include without limitation the reference to devices listed below. For clarity, no patent claim that reads on such semiconductor devices will be considered a "Granted Claim" under the applicable Contributor License Agreement for this specification.

	AS7316-26X
CPU sub-system	CPU: Intel Xeon D1519 1.5G DDR SDRAM: 8GB x 2 2133MHz with ECC (SO-DIMM) DDR4 SPI Flash (Boot): 16MB x 2 mSATA: 128GB MLC TPM: SLB 9665XT2.0 FW5.63 INFINEON
Management	UART RS232 console port (RJ45), Out-band Management Ethernet port (RJ45)
MAC	Broadcom BCM88470, 300Gbs full duplex switching
Ethernet Ports	16x 10G SFP + 8x 25G SFP28 + 2x 100G QSFP28
BMC	AST2400
CPLD	Altera 5M2210ZF324I5N (FBGA324) and 5M1270ZF256I5 (FBGA256)
FPGA	Altera 10M16DCU324I7G
PCB	20-Layers, TU-883+TU-862HF (Hybrid material) for Mainboard 12-Layers, TG 180 for CPU module 10-Layers, TG 150 for Connection Board 4-Layers, TG 150 for FAN Board 8- Layers, TU-662 + EM-825 for BMC Board
Power Supply	400W PSU, airflow direction is front to back, DC to DC, AC to DC, 1+1 redundant load-sharing, hot-swappable. Notes: The airflow is front to back from chassis system view.
Cooling	5 fan-tray modules with 5 pcs of 40mm x40mm x 28mm 12V fans, hot-swappable
Dimension	L(Depth):299.8±0.5mm (11.8031±0.0196inch) W(Width):438.4±0.5mm (17.259808 ± 0.0196 inch) H(Height):43.25±0.5 mm (1.7027±0.0196inch)

As of September 15, 2018, this specification is contributed under the OCP Contributor Licensing Agreement (OCP-CLA) by the following entities:
Acton Technology Corporation, through its subsidiary Edgecore Networks Corporation

Limitations of the OCP CLA license are noted below:

No Limitations

You can review the signed copies of the OCP-CLA for this specification on the OCP website. <http://www.opencompute.org/products/specsanddesign>

Usage of this specification is governed by the OCPHL permissive. You can review this license at <http://www.opencompute.org/participate/legal-documents/>

Your use of this Specification may be subject to other third-party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The entire risk as to implementing or otherwise using the Specification is assumed by the Specification implementer and user. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Scope

This document outlines the technical specifications for the Edgecore AS7316-26X Open Switch Platform submitted to the Open Compute Foundation.

Overview

This document describes the technical specifications of the AS7316-26X Cell Site Gateway Router designed by Edgecore Networks Corporation. The AS7316-26X is a cost optimized design focused on the aggregation of 10G/25G cellular equipment and providing 100G backhaul connections. The AS7316-26X supports a broad set of IEEE 1588 /SyncE features geared towards 4G and 5G timing needs.

The AS7316-26X supports sixteen SFP+ ports, eight SFP28 ports, and two QSFP28 ports for network connectivity.

The AS7316-26X is a PHY-Less design with the network interface connections directly attaching to the Serdes interfaces of the Broadcom 88470 switching silicon providing the lowest cost, latency, and power. The AS7316-26X supports traditional features found in switches such as:

- Redundant field replaceable power supply and fan units
- Support for “Front to Back” air flow direction
- Supports a modular CPU card that allows flexibility in the CPU and/or memory configurations that can be offered.
- Support for AC or DC power supply units

Physical Overview

Front View



Rear View




Dimensions

	Inches	Millimeters
Length	11.80	299.8
Width	17.26	438.4
Height	1.70	43.25




Top View

The top view of the AS7316-26X shows the PCBs and associated components in the AS7316-26X system



Front View Detail



The front panel view of the AS7316-26X includes the following key components:

<u>Description</u>	
<u>1- Power Supplies</u>	<u>9-GPS antenna port</u>
<u>2-100 Gigabit Ethernet QSFP28 ports</u>	<u>10-Micro USB console port</u>
<u>3-10 Gigabit Ethernet SFP+ ports</u>	<u>11-Time of day (ToD) RJ45 port</u>
<u>4-USB storage port</u>	<u>12-RJ45 console port</u>
<u>5-1PPS input port</u>	<u>13-25 Gigabit Ethernet SFP28 ports</u>
<u>6-1PPS output port</u>	<u>14-Building-Integrated Timing System port (BITS)</u>
<u>7-10MHz input port</u>	<u>15-Management Ethernet port (MGMT)</u>
<u>8-10MHz output port</u>	<u>16-Grounding mark</u>

Front Panel LEDs

Network / Timing LEDs

Each port has its dedicated LED with QSFP28 and SFP+ connectors. The management port has dedicated LED to indicate Link and Activity. The ToD and BITS ports have dedicated LED to indicate Link status.




Figure 1 Network and Timing Port LEDs

Port LED Definition		
LED	CONDITION	STATUS
SFP+ Port LED (Port00 to Port15)	On/Flashing Green	SFP+ port has a valid activity at 10G mode and the flashing to indicate activity.
	On/Flashing Amber	SFP+ port has a valid activity at 1G mode and the flashing to indicate activity.
	Off	There is no link on the port.
SFP28 Port LED (Port16 to Port23)	On/Flashing Blue	SFP28 port has a valid activity at 25G mode and the flashing to indicate activity.
	On/Flashing Green	SFP28 port has a valid activity at 10G mode and the flashing to indicate activity.
	Off	There is no link on the port.
QSFP28 Port LED in 40G/100G Mode. (The LEDs are under the port24&port25 of QSFP28 cage)	On/Flashing Green	QSFP28 port has a valid activity at 100G mode and the flashing to indicate activity.
	On/Flashing Blue	QSFP28 port has a valid activity at 40 G mode and the flashing to indicate activity.
	Off	There is no link on the port.
QSFP28 Port LED in 25G Fan Out Mode. (With Breakout cable)	On/Flashing Amber	QSFP28 port has a valid link at 25G via break out cable. The LED on 100G QSFP28 end is also present OFF. Flashing indicates activity.
	Off	There is no link on the port.
QSFP28 Port LED in 10G Fan Out Mode. (With Breakout cable)	On/Flashing Purple	QSFP28 port has a valid link at 10G via break out cable. The LED on 40G QSFP28 end is also present OFF. Flashing indicates activity.
	Off	There is no link on the port.
OOB Port LED (Link)	On / Green	Port has a valid link
	Off	There is no link on the port
OOB Port LED (Activity)	Flashing / Green	Flashing indicates activity
	Off	There is no link on the port
ToD Status LED	On/Flashing Green	ToD port has an activity and the flashing to indicate activity.
	Off	There is no link on the port
BITS Status LED	On/Flashing Green	BITS port has activity and the flashing to indicate activity.

	Off	There is no link on the port
--	-----	------------------------------

System LEDs

The system LEDs are used to indicate the status of power and system.




Figure 2 System LEDs

System LED Definition		
LED	CONDITION	STATUS
PSU0 (Power Supply Status)	Green	This power is operating normally.
	Amber	PWR present but not power on or this power is fault.
	Off	Power supply not present.
PSU1 (Power Supply Status)	Green	This power is operating normally.
	Amber	PWR present but not power on or this power is fault.
	Off	Power supply not present.
DIAG (Diagnostic)	Green	System self-diagnostic test successfully completed.
	Green Blink	System self-diagnostic test is in progress.
	Amber	System self-diagnostic test has detected a fault.
FAN	Green	System FAN operating normally.
	Green Blink	System FAN tray is power off when ambient temperature is less than 10 degree C.
	Amber	System FAN tray present but is fault.
LOC	Amber Flashing	Flashing by remote management command. Assists the technician in finding the right device for service in the rack.
	Off	Not a particular switch that technician need to find.

Front panel ports

- Micro USB port console port
 - Used for RS232 type management
- RJ45 Console Port
 - Used for RS232 type management
- RJ45 10/100/1000 Ethernet management port
 - Connected directly to the system CPU
- RJ45 ToD Port
- RJ45 BITs Port

Console Port

The console port interface conforms to the RJ45 electrical specification.

The interface supports asynchronous mode with default eight data bits, one stop bit, and no parity.

The unit will operate at any one of the following baud rates:

- 9600, 19200, 38400, 57600, **115200 (Default)**

Pin number	Pin name	Pin number	Pin name
1	RTS	2	UART_TXD
3		4	
5	GND	6	UART_RxD
7		8	CTS

Network ports

SFP+ Ports (sixteen in total)	Standard SFP / SFP+ MSA compliant modules supporting 1G and 10G options for copper and fiber
SFP28 Ports (eight in total)	Standard SFP / SFP+ MSA compliant modules supporting 1G and 10G options for copper and fiber Support for 25G Copper and fiber SFP28 modules
QSFP28 Ports (two in total)	Standard 40Gb QSFP+ modules including but not limited to: 40GBASE-SR4, 40GBASE-LR4, 40GBASE-ER, AOC Cables
QSFP28 Ports	Standard DAC cables including but not limited to: Passive cables up to 7m, QSFP<>QSFP DAC, QSFP<>SFP+ DAC Breakout

QSFP28 Ports	Support for all standards complaint QSFP28 XCVRS including but not limited to 100GBASE-SR4, 100GBASE-LR4
QSFP28 Ports	Standard DAC cables including but not limited to: Passive cables up to 3m, QSFP28<> QSFP28 DAC, QSFP28<>SFP28 DAC Breakout

Rear View



The rear view of the AS7316-26X includes the following key components:

- Five(4+1) redundant hot swappable fan modules
 - LED per fan module to indicate status
 - Color coding to indicate airflow direction
- Chassis Grounding Lug

Field Replaceable Units

Power Supply Modules

The AS7316-26X supports two redundant power supply modules as listed below


400 Watt PSU: DC Input Range 36-72VDC Front to back airflow

- Vendor 3Y Vendor part number YM-2401UB01R

400 Watt PSU: AC input Range 90-264VAC / 47-63Hz Front to back airflow

- Vendor 3Y Vendor part number YNEA0400AM-1R01P10

	Inches	Millimeters
Length	8.66	220
Width	2.15	54.5
Height	1.57	40



Power Supply LEDs

Each power supply has a single LED to indicate status of the power supply unit.

Power supply status	Power supply LED color
No AC power to all PSU	OFF
Only +5V standby output on (AC OK)	0.5Hz Blinking Green*
Power supply DC output ON and OK	Green
Power supply fail	Red
FAN fail	1 Hz Blinking Red
Power supply warning	0.5Hz Blinking Red/Green*

Power supply Pin-Out




Figure 2 – Card Edge Pin Out Location

Pin Assignment:

- P1~4 : Power Circuits
- S1 ~ S24 : Signal Circuits

Table 1 – Card Edge Pin Out Definition

PIN NO.	CONDITION	PIN NO.	CONDITION
P4	GND	P2	+12V
P3	GND	P1	+12V
S24	+5VSB	S12	+5VSB
S23	+5VSB	S11	+5VSB
S22	NC	S10	A1
S21	NC	S9	PW OK
S20	NC	S8	PS ON
S19	NC	S7	PS-KILL
S18	NC	S6	SCL
S17	NC	S5	SDA
S16	NC	S4	PS-ALERT
S15	AO	S3	+12VBUS
S14	PRESENT	S2	NC
S13	PDB-FAIL	S1	NC




Figure 3 – PDB Mating Connector


Pin Assignment:

- P1~4 : Power Circuits
- S1 ~ S24 : Signal Circuits

Fan Modules

The AS7316-26X supports five individual fan modules. Each fan module supports two 40mmx40mmx28mm fans shown below.

Description	Manufacturer	Part Number
Fan – Front to back airflow	INVNI	PF40561BX-Q020-S99




Front to Back fan module

- FAN characters::
- Operating temperature: -10C to +85C

ITEM	DESCRIPTION
RATED VOLTAGE	12 VDC
OPERATING VOLTAGE	10.2 ~ 13.2 VDC
STARTING VOLTAGE	10.2 VDC (25 deg. C POWER ON/OFF at PWM Duty 100%)
RATED CURRENT (AVG.)	1150mA
RATED POWER (AVG.)	13.8W
RATED SPEED	23000 RPM ±8% IN FREE AIR AT RATED VOLTAGE
MAX AIRFLOW AT ZERO STATIC PRESSURE	31.6 CFM
MAX STATIC PRESSURE AT ZERO AIRFLOW	3.25 inch-H ₂ O
ACOUSTICAL NOISE (AVG.)	62 dB(A)
INSULATION TYPE	UL CLASS A
INSULATION RESISTANCE	10M OHM MIN. AT 500 VDC BETWEEN FRAME AND (+) TERMINAL
DIELECTRIC STRENGTH	5mA MAX. AT AC 500 VAC 50/60 Hz ONE MINUTE BETWEEN FRAME AND (+) TERMINAL
LIFE EXPECTANCY	70,000 HOURS AT 40 °C WITH 15~65% RH.
DIRECTION OF ROTATION	COUNTER-CLOCKWISE FROM BLADE SIDE


Fan characters

FREQUENCY GENERATOR (FG) SIGNAL





★Electrical Characteristics : (at $T_a = 25^\circ\text{C}$, $V_{cc} = 12\text{V}$.)

Parameter	Ratings			Unit
	min.	typ.	max.	
FG Supply Voltage(V+)	--	--	13.2	Voltage
FG Output Current (If)	--	--	5	mA
FG Output (VL)	--	--	0.6	Voltage
FG Output (VH)	--	--	V^+	Voltage
t1(OFF)	--	--	9	s
t2(ON)	--	--	600	ms



Fan information



1. PERIOD : $T = \frac{1}{f_{PWM}} = t_1 + t_2 (\text{sec})$

2. DUTY CYCLE (D.C.) : $\frac{t_1}{t_1+t_2} * 100 = \frac{t_1}{T} * 100 (\%)$.

3. PWM DUTY CYCLE VS SPEED (AT TA = 25°C, VCC = 12 V, FPWM=25KHz)

PWM Duty Cycle (%)	FAN Speed (R.P.M.)
100	23000±8%
50	15700±8%
0	0

Parameter	Min	Typical	Max	Unit
f pwm	22K	25K	28K	Hz
V _H	2.3	5	5.5	V
V _L	0	--	0.8	V
I _{source}	--	--	1	mA
D.C.	0	--	100	%

* The speed is default to be maximum if PWM input pin is unconnected.

* Min. start up duty cycle is 10%.

Fan PWM


Fan Connector pinout

The Main board uses gold finger type to connect fan module. Here is gold finger pin mapping.


1	Reserved
2	Sensor
3	Reserved
4	PWM
5	Pin5 wire to pin6
6	Present
7	VCC12V
8	GND

System Overview:

Main PCB Block Diagram



X86 Broadwell-DE CPU Module Block Diagram




BMC Sub-system

The BMC is used for monitoring the system HW information including thermal, power, FAN and CPU status.

The BMC module is optional and installed in CONN14 on CPU board.

The following brief descriptions are for the interface between BMC module and CPU board in following sections.



BMC connection

PCB Board Set

The AS7316-26X is composed of 5 unique PCB assemblies as follows:

- Main switch PCB which supports the switching silicon and all front panel connections
- X86 Broadwell-DE CPU module PCB which provides the control processor and associated components
- BMC PCB which supports the BMC controller and associated components. The BMC module plugs into the system through a connector on the CPU module
- Connection Board connecting the power supplies, the main PCB, and to the fan PCB together
- Fan PCB which provides connectivity for the 5 Fan modules in the system

PCB Stack-up

CPU board PCB Stack-up

TU-872LK																										
Layer Name	Plane Description	Thickness (mil)	Material	Index after plated	Stack Thickness	PP	Single-end		Single-end		Differential		Differential		Differential		Differential		Ref. Pin							
							Impedance	Width	Impedance	Width	Impedance	Width/Space	Impedance	Width/Space	Impedance	Width/Space	Impedance	Width/Space								
	solder mask	0.00																								
Layer 1	1.0oz HTG + Plating	4.00			4.00		40	7	50	4.5	68	8/8	80	67	63	95	83	5/5	85	55.5	90	5/8	100	4/7	L2	
Layer 2	1.0oz HTG	8.00			8.00																					
Layer 3	1.0oz HTG	6.00			6.00		4.00	6	50	4	68	8/8	80	50.5	63	84	83	5/6	85	4/4	90	4/5	100	4/15	1.781.4	
Layer 4	1.0oz HTG	8.00			8.00																					
Layer 5	1.0oz HTG	8.00			8.00																					
Layer 6	1.0oz HTG	8.00			8.00																					
Layer 7	1.0oz HTG	8.00			8.00																					
Layer 8	1.0oz HTG	8.00			8.00																					
Layer 9	1.0oz HTG	8.00			8.00																					
Layer 10	1.0oz HTG	8.00			8.00																					
Layer 11	1.0oz HTG	8.00			8.00																					
Layer 12	1.0oz HTG	8.00			8.00																					
	solder mask	0.00			0.00		4.00	7	50	4.5	68	8/8	80	67	63	95	83	5/5	85	55.5	90	5/8	100	4/7	L11	
Total Thickness		1.93					1.00																			

1. 延伸到板边缘的走线厚度，此值仅供参考客户根据需要自行调整。

All value of impedance and stack up are in simulation calculated. The finished board should be meet customer requirement.

2. 为得令加粗走线：走线跨过系统内多层多层走线时，应与走线合用IPC规范的客户要求。

In order to meet impedance requirement, this design will be processed during the PCB fabrication and the finished board should be meet IPC specification and customer requirement.

3. 若设计内走线未标注走线厚度：走线的直通段将直接由走线要求。

If greater than or less than the segment thickness, the segment will exceed which impedance control directly when PCB production.

BMC board PCB Stack-up

Stackup Control Table																
Accton proposed			Vendor Confirmed			Vendor verified Single-End 50 Ω +10%			Vendor verified Diff 90 Ω+10%			Vendor verified Diff 100 Ω+10%				
Layer	Type	Thickness (mil)	Vendor stackup structure	Vendor thickness after lam.		Width	Sim Z0	Width/Spacing	Sim Z0	Width/Spacing	Sim Z0	Width/Spacing	Sim Z0	Width/Spacing	Sim Z0	
1	solder mask	0.6	0.6													
1	TOP	0.5 oz + Plating	0.5	1.7		5.8	50.16	5/6/5	89.9	4/7/4	100.67					
2	prepreg	2116	2116	4												
2	GND2	0.5 oz	0.5	0.6												
3	core	0.13 mm	0.13 mm	5.1												
3	SIG3	0.5 oz	0.5	0.6												
4	prepreg	2116HR	2116HR	5												
4	PWR8	0.5 oz	0.5	0.6												
5	PWR10	0.5 oz	0.5	0.6												
5	prepreg	2116HR	2116HR	5												
6	SIG6	0.5 oz	0.5	0.6												
6	core	0.13 mm	0.13 mm	5.1												
7	GND17	0.5 oz	0.5	0.6												
7	prepreg	2116	2116	4												
8	BOTTOM	0.5 oz + Plating	0.5	1.7		5.8	50.16	5/6/5	89.9	4/7/4	100.67					
	solder mask	0.6	0.6													
Board thickness(mil):		39.000	Board thickness(mil)		39.400											
	mm	0.991	mm	1.001												

Main board PCB Stack-up

Date: 2018/07/23 15:56 PN: DFM-20-170609-V017 STACKUP Layers: LAYER 20 Top: 180																			
Layer Name	Plane Description	Residue Copper (%)	Material	Er	Thickness	Width	Impedance @1GHz	Width	Impedance @1GHz	Width	Impedance @5GHz	Width	Impedance @5GHz	Width	Impedance @10GHz	Width	Impedance @10GHz	Width	Ref. Pin
	solder mask	0.00																	
Layer 1	Signal	1.00	1/2oz +Plating	1.01	0.00	5	3.6	0.003	3.58	0.0037	3.57	0.0045	50	5	55	4	47.5	5.5	L2
Layer 2	POW/GND	48.1	1oz	0.62	1.00	3.2	3.6	0.003	3.58	0.0037	3.57	0.0045							
Layer 3	POW/GND	65.5	1oz	0.60	0.00	3.2	4.56	0.0028	4.5	0.0036	4.47	0.0146							
Layer 4	POW/GND	78.2	1oz	0.60	0.00	3.2	3.69	0.0029	3.48	0.0036	3.47	0.0045							
Layer 5	POW/GND	78.2	1oz	0.60	0.00	3.2	3.69	0.0029	3.48	0.0036	3.47	0.0045							
Layer 6	POW/GND	48.1	1oz	0.62	1.00	3.2	3.6	0.003	3.58	0.0037	3.57	0.0045	50	5	55	4.25	90	5.585	95
Layer 7	POW/GND	78.1	1oz	0.60	0.00	3.2	3.6	0.003	3.58	0.0037	3.57	0.0045							
Layer 8	POW/GND	41	1oz	0.60	0.00	3.2	3.6	0.003	3.58	0.0037	3.57	0.0045	50	5	55	4.25	90	5.585	95
Layer 9	POW/GND	78.2	1oz	0.60	0.00	3.2	3.69	0.0029	3.48	0.0036	3.47	0.0045							
Layer 10	POW/GND	41.7	1oz	0.60	0.00	3.2	3.69	0.0029	3.48	0.0036	3.47	0.0045	50	5	55	4.25	90	5.585	95
Layer 11	POW/GND	78.1	1oz	0.60	0.00	3.2	4.31	0.0043	4.25	0.0151	4.22	0.0161							
Layer 12	POW/GND	48.1	1oz	0.62	1.00	3.2	3.6	0.003	3.58	0.0037	3.57	0.0045	50	5	55	4.25	90	5.585	95
Layer 13	POW/GND	78.2	1oz	0.60	0.00	3.2	3.6	0.003	3.58	0.0037	3.57	0.0045							
Layer 14	POW/GND	78.2	1oz	0.60	0.00	3.2	3.69	0.0029	3.48	0.0036	3.47	0.0045	50	5	55	4.25	90	5.585	95
Layer 15	POW/GND	41.7	1oz	0.60	0.00	3.2	3.69	0.0029	3.48	0.0036	3.47	0.0045							
Layer 16	POW/GND	78.1	1oz	0.60	0.00	3.2	3.6	0.003	3.58	0.0037	3.57	0.0045							
Layer 17	POW/GND	41.7	1oz	0.60	0.00	3.2	3.6	0.003	3.58	0.0037	3.57	0.0045	50	5	55	4.25	90	5.585	95
Layer 18	POW/GND	78.1	1oz	0.60	0.00	3.2	3.6	0.003	3.58	0.0037	3.57	0.0045							
Layer 19	POW/GND	41.7	1oz	0.60	0.00	3.2	3.69	0.0029	3.48	0.0036	3.47	0.0045							
Layer 20	POW/GND	78.1	1oz	0.60	0.00	3.2	3.6	0.003	3.58	0.0037	3.57	0.0045							
Total Thickness		2.97				7.00	4.00												

1. 堆疊與阻抗均為理論試算值，成品以符合客戶規格為製作原則

All value of impedance and stack up are simulative calculated, the finished board should be meet customer requirement.

2. 為符合阻抗要求，製作時會依廠內製程參數做微調，成品需符合IPC規範與客戶要求

In order to meet impedance control, this design will be fine tune by process needed during the PCB fabrication and the finished should be meet IPC specification and customer requirement.

3. 若Gerber內並無阻抗表所指定的線寬設計，製作時將直接取消該阻抗控制要求

If gerber file without assignment trace design, we will cancel which impedance control directly when PCB production.

4. 小於50Ω的阻抗其公差範圍不足±5Ω者，依廠內製程能力設定該組阻抗公差為±5Ω

When impedance requirement was smaller than 50Ω and which tolerance less than ±5Ω, according to our capability the tolerance for it will be default as ±5Ω.

Connection board PCB Stack-up

Date: 2017/12/8 08:57 PN: DFM-10-171207_POWER BOARD Layers: LAYER 10 Top: 150																			
Layer Name	Plane Description	Residue Copper (%)	Material	Thickness	Width	Impedance	Width	Impedance	Width	Impedance	Width	Impedance	Width	Impedance	Width	Impedance	Width	Ref. Pin	
	solder mask	0.00																	
Layer 1	Signal	1.00	1/2oz +Plating	1.01	0.00	5	3.6	0.003	3.58	0.0037	3.57	0.0045	50	5	55	4.25	90	5.585	95
Layer 2	1080HR70	80	2oz	0.52	2.00														
Layer 3	1080HR70	80	2oz	0.50	15.00														
Layer 4	1080HR70, 762BHR49	80	2oz	0.52	2.00														
Layer 5	1080HR70	80	2oz	0.52	2.00														
Layer 6	1080HR70	80	2oz	0.52	2.00														
Layer 7	1080HR70	80	2oz	0.52	2.00														
Layer 8	1080HR70, 762BHR49	80	2oz	0.52	2.00														
Layer 9	1080HR70	80	2oz	0.52	2.00														
Layer 10	1080HR70	80	2oz	0.52	2.00														
Total Thickness		3.01				4.00	118.54												

1. 堆疊與阻抗均為理論試算值，成品以符合客戶規格為製作原則

All value of impedance and stack up are simulative calculated, the finished board should be meet customer requirement.

2. 為符合阻抗要求，製作時會依廠內製程參數做微調，成品需符合IPC規範與客戶要求

In order to meet impedance control, this design will be fine tune by process needed during the PCB fabrication and the finished should be meet IPC specification and customer requirement.

3. 若Gerber內並無阻抗表所指定的線寬設計，製作時將直接取消該阻抗控制要求

If gerber file without assignment trace design, we will cancel which impedance control directly when PCB production.

4. 小於50Ω的阻抗其公差範圍不足±5Ω者，依廠內製程能力設定該組阻抗公差為±5Ω

When impedance requirement was smaller than 50Ω and which tolerance less than ±5Ω, according to our capability the tolerance for it will be default as ±5Ω.

Fan board PCB Stack-up

Date : 2014/1/13 20:54
 P/N :
 Layers : LAYER 4


Tg : 150 NP155F、HTE-590、IT158、EM-825

Layer Name	Plane Description	Remain Copper (%)	reduce after pressed	Material Thickness	finish Thickness	tolerance	成本	Er	Single-end Impedance	50ohm Width	differential Impedance	100ohm Width/Space	Ref.
	solder mask			0.5									
Layer1	Signal			1.4									
	PREPREG			4.6	4.425	+/-1	1.16	3.85					
Layer2	POW/GND	86%	0.175	1.25									
	CORE			76.34	76.34	+/-10%	25.48	4					
Layer3	POW/GND	86%	0.175	1.25									
	PREPREG			4.6	4.425	+/-1	1.16	3.85					
LAYER 4	Signal			1.4									
	solder mask			0.5									
Total Thickness= 2.32 mm		0.35	91.84	91.49			27.8						

PCB Dimensions


CPU board PCB Dimension

■ CPU_L x W = 123.5mm x 210mm




BMC board PCB Dimension

■ BMC_L x W = 47.54mm x 67.6mm




Main board PCB Dimension

■ Main_L x W = 185.5mm x 287.6mm




Connection board PCB Dimension

- Connection_L x W = 145.25mm x 171.43mm




FAN board PCB Dimension

- FAN_L x W = 48.59mm x 220.98mm





Placement

CPU board:





CPU Board TOP/Bottom PCB Placement

BMC board:




BMC Board TOP/Bottom PCB Placement

Main board:




Main board TOP/Bottom PCB Placement

Power Connection board:



Connection board TOP/Bottom PCB Placement

FAN board:



FAN board TOP/Bottom PCB Placement


120 Pin CPU PCB to Main PCB Connector

ES7632BT 120 Pin	ES7632BT 120 Pin	General Function	CONNECTOR			General Function	ES7632BT 120 Pin	ES7632BT 120 Pin
			PIN #	PIN #				
(I)LM75BD_SCLK	IN	TEMP_ANODE	IN/OUT	119	120	OUT	I2C_2_SCL	IN
(O)LM75BD_SDA	INOUT	TEMP_CATHODE	IN/OUT	117	118	IN	MGMT_RS232_DCD	IN
GND		GND	-	115	116	IN/OUT	GPIO	Not Used
CPU_MPHY_SGMII_TX_0_S_P	OUT	MPHY_SGMII_TX_P	OUT	113	114	IN/OUT	I2C_2_SDA	IN/OUT
CPU_MPHY_SGMII_TX_0_S_N	OUT	MPHY_SGMII_TX_N	OUT	111	112	IN/OUT	GPIO	Not Used
GND		GND	-	109	110	IN	INTERRUPT	GND
MPHY_CPU_SGMII_RX_0_S_N	IN	MPHY_SGMII_RX_N	IN	107	108	IN	INTERRUPT	PCIE_OOB_TX_P
MPHY_CPU_SGMII_RX_0_S_P	IN	MPHY_SGMII_RX_P	IN	105	106	OUT	MGMT_RS232_DTR	OUT
GND		GND	-	103	104	IN/OUT	PROCHOT#	GND
CPU_MPHY_MDC	OUT	GPIO(MPHY_MDC)	OUT	101	102	IN/OUT	GPIO	PCIE_OOB_RX_P
Not Used		INTERRUPT(MPHY)	IN	99	100	OUT	THRMTTRIPW	PCIE_OOB_RX_N
CPU_MPHY_MDIO	IN/OUT	GPIO(MPHY_MDIO)	IN/OUT	97	98	IN	INTERRUPT	GND
GND		GND	-	95	96	IN	MGMT_RS232_RXD	IN
IP_UART0_SOUT	IN	GPIO	IN/OUT	93	94	IN	MGMT_RS232_CTS	UART1_CTS
CPLD23_INT_CPU	IN		IN	91	92	IN	INTERRUPT	CPU_TDI
1PPS_CPU	IN	GPIO	IN/OUT	89	90	OUT	MGMT_RS232_TXD	OUT
GND		GND	-	87	88	IN	INTERRUPT	UART1_TX
GND		GND	-	85	86	-	GND	MAC_INT_L
CPU_XFI_EC_TX_0_P	OUT	DIFF_PAIR_TX_0_P	OUT	83	84	IN/OUT	MGMT_USB_N	IN/OUT
CPU_XFI_EC_TX_0_N	OUT	DIFF_PAIR_TX_0_N	OUT	81	82	IN/OUT	MGMT_USB_P	IN/OUT
GND		GND	-	79	80	-	GND	GND
GND		GND	-	77	78	OUT	HWIO	OUT
CPU_XFI_EC_RX_0_P	IN	DIFF_PAIR_RX_0_P	IN	75	76	OUT	MGMT_RS232 RTS	OUT
CPU_XFI_EC_RX_0_N	IN	DIFF_PAIR_RX_0_N	IN	73	74	OUT	HWIO	OUT
GND		GND	-	71	72	IN/OUT	GPIO	CPU_I2S
GND		GND	-	69	70	OUT	JTAG_RST#	CPU_JTAG_RST
CPU_XFI_EC_RX_2_P	IN	DIFF_PAIR_RX_1_P	IN	67	68	OUT	HWIO	IN
CPU_XFI_EC_RX_2_N	IN	DIFF_PAIR_RX_1_N	IN	65	66	IN/OUT	GPIO	CPU_TDO
GND		GND	-	63	64	IN/OUT	GPIO	CPU_TCK
GND		GND	-	61	62	IN/OUT	GPIO	IP_UART0_SIN
CPU_XFI_EC_TX_2_P	OUT	DIFF_PAIR_TX_1_P	OUT	59	60	IN/OUT	I2C_0_SDA	Not Used
CPU_XFI_EC_TX_2_N	OUT	DIFF_PAIR_TX_1_N	OUT	57	58	OUT	I2C_0_SCL	Not Used
GND		GND	-	55	56	IN	INTERRUPT	SYS_CPLD_INT_CPU
GND		GND	-	53	54	OUT	HWIO	USB1_PWRFAULT
CPU_PEX_PCIEA_TX_0_P	OUT	PCIE_TX_2_P	OUT	51	52	IN	RESET_MODULE_REQ#	Manu_RST
CPU_PEX_PCIEA_TX_0_N	OUT	PCIE_TX_2_N	OUT	49	50	OUT	I2C_1_SCL	OUT
GND		GND	-	47	48	IN/OUT	I2C_1_SDA	IN/OUT
GND		GND	-	45	46	OUT	RESET_SYS_REQ#	RESET_MAC
CPU_PEX_PCIEA_TX_1_N	OUT	PCIE_TX_3_P	OUT	43	44	IN	SYS_PWR_GOOD	OUT
CPU_PEX_PCIEA_TX_1_P	OUT	PCIE_TX_3_N	OUT	41	42	OUT	HWIO	CPU_THERMALTRIP
GND		GND	-	39	40	-	GND	USB1_VBUS
GND		GND	-	37	38	-	GND	GND
PEX_CPU_PCIEA_RX_0_N	IN	PCIE_RX_2_P	IN	35	36	OUT	PCIE_RX_0_P	OUT
PEX_CPU_PCIEA_RX_0_P	IN	PCIE_RX_2_N	IN	33	34	OUT	PCIE_RX_0_N	OUT
GND		GND	-	31	32	-	GND	GND
GND		GND	-	29	30	-	GND	GND
PEX_CPU_PCIEA_RX_1_N	IN	PCIE_RX_3_P	IN	27	28	IN	PCIE_RX_0_P	IN
PEX_CPU_PCIEA_RX_1_P	IN	PCIE_RX_3_N	IN	25	26	IN	PCIE_RX_0_N	IN
GND		GND	-	23	24	-	GND	GND
GND		GND	-	21	22	-	GND	GND
CPU_PEX_PCIEB_TX_1_N	OUT	PCIE_TX_1_P	OUT	19	20	IN	PCIE_RX_1_P	IN
CPU_PEX_PCIEB_TX_1_P	OUT	PCIE_TX_1_N	OUT	17	18	IN	PCIE_RX_1_N	IN
GND		GND	-	15	16	-	GND	GND
GND		GND	-	13	14	-	GND	GND
GND		GND	-	11	12	-	GND	GND
VCC12		12VDC	-	9	10	-	12VDC	VCC12
VCC12		12VDC	-	7	8	-	12VDC	VCC12
VCCSP0		5VDC	-	5	6	-	12VDC	VCC12
VCCSP0		5VDC	-	3	4	-	12VDC	VCC12
VCCSP0		5VDC	-	1	2	-	12VDC	VCC12

Thermal Monitoring

The AS7316-26X contains 5 system fans used to cool device. The system is also designed with several temperature sensors to detect temperature at several locations within the system. The system supports three temperature sensors on the main PCB board and one temperature sensor on the CPU board.

Main PCB Thermal sensor locations



LM75 sensor location.

- U1 is at rear of main board
- U4 is under BMC
- U18 is behind the MAC.
- U27 locates to MAC right upper corner.
- U29 locates Main board right side.

Heater function


The operating temperature of AS7316-26X is -40°C to 65°C . There is BMC IC (AST2500) belong to commercial grade which must be pre-heated by heater to reach system operating temperature.

One thermal sensor LM75 (U4) puts under BMC IC for detecting temperature. Then, the FPGA will detect U4 temperature to enable/disable heater function.

A thermal sensor LM75 at location U29 on main board is used for detecting temperature accurately. There is no heating impact at U29 from result of thermal simulation. Therefore, the U29 is as ambient temperature reference to enable/disable fan function. Once the fan function is enabled, the fan control algorithm will utilize LM75 (U18/U27/U29) temperature data to control fan speed.

Heating time: from -40°C to 0°C is around 4-6 minutes

X86 Broadwell-DE CPU Module thermal sensor location



Power Consumption

Device	Voltage(V)	Power Consumption Estimation Table / CURRENT (max) Per Device (A)												Quantity	Utility(%)	Total(W)	
		12	5	3.3	1.8	2.5	2.5	0.75	1.5	1.538	1.35	1.25	1.2	0.6	1.1	1	0.95
CPU Module is below																	
Intel BXDE CPU D1519		3.58700	0.35000				0.16200		3.50000		3.00000		16.98600		1.00		38.02110
DDR4 Module 8GB ECC SODIMM											2.55200	0.75000			2.00		7.02480
Transcend TS1GSH72V1H-J			0.35900												1.00		1.18470
INTEL WGI210IS															1.00		0.60060
m-SATA SSD 32GB			0.18200												1.00		0.66000
Transcend TS128EPTE1500I				0.50000											4.00		0.00000
CPLD					0.05000										1.00		1.65000
SPI Flash						0.05000									4.00		0.66000
NAND Flash							0.05000								0.00		0.00000
BMC Module																	
AST2400		0.19100						0.45200							1.00		1.32548
DDR3									0.52500						1.00		0.80745
Nanya NT5CC128M16IP-DI 128MX16															1.00		2.14500
RTL8211E		0.65000															
Main Board is below																	
Broadcom BCM88470CB0IFSBG		0.20000	1.20500							0.76800	1.14300		52.25500		1.00		57.41560
DDR4				0.33300							0.42500				6.00		8.05500
Hynix H5AN4G6NAFR-UHI 256MX16						0.92000					0.20000				1.00		2.54000
MARVELL 88E1111-B2-BAB1000					0.25000										1.00		0.82500
CPLD (Altera M08DDCU32417G)		0.30000	0.15000							1.10000					1.00		2.68500
IDT 82P33931-1BAG (SYNC-E1588)		0.90000	0.09000												1.00		3.13200
IDT CLK Generator (8V49NS0412NLG1B)		0.90000													1.00		2.97000
IDT CLK Generator (8V43N104NLG1B)		0.25000													1.00		0.82500
BITs (Maxim DS26503LN+)		0.15000													1.00		0.49500
OCXO 25MHz (Rakon STP 2921 LF)		1.10000													1.00		3.63000
USB Connector& USB2.0 Hub Controller	1.00000	0.32000													1.00		6.05600
10G_SFP+ Transceiver		0.45400													24.00		35.95680
100G_QSFP28+ Transceiver		1.50000													2.00		9.90000
GPS Module (Trimble_67974-00)		0.12000													1.00		0.39600
Fan Board																	
FAN Module	1.50000														5.00		90.00000
CPLD (Altera M1270ZF2515N)		0.25000													1.00		0.82500
SFP+ / QSFP LEDs		0.03000													26.00		2.57400
QSFP fan out LED		0.05000													8.00		1.32000
ToD/BITS/MGMT LEDs		0.02500													4.00		0.33000
SYS LEDs		0.02500													5.00		0.41250
Other Specific IC		0.50000													1.00		1.65000
Heater	1.25000														2.00		30.00000
Total Current (A)	10.00000	1.00000	26.21000	1.64500	2.14800	0.92000	0.00000	0.16200	0.97700	3.50000	0.76800	13.09700	1.50000	0.00000	69.24100	0.00000	315.41203
Voltage Tolerance (%)	5%		5%									5%		3%	3%		
PSU Efficiency (84%)																	375.49051
PSU Efficiency (85%)																	371.07297
PSU Efficiency (86%)																	366.75817

PSU input
need watt

Switch Silicon configuration

Port mapping

Below show BCM88470 Network Interface block diagram and NIF SerDes Interface mapping, PM25-2/3 runs at 100G per port and design for two of uplink port that connects to QSFP28 connector. The PM25-0/1 runs at 25G per port and connects to 2x4 SFP28 connector. Other NIFE SerDes configures as 10GbE that connects to SFP+ connector.

PM#	Interface	SFP+/SFP28/ QSFP28	Physical Port	Logical Port	MAC		
					Device	Lane	Interface
PM10-7	SerDes	SFP+	0	xe1	BCM88470	2	NIFE_TX[30]_P/N
	SerDes	SFP+	1	xe2			NIFE_RX[30]_P/N
					BCM88470	3	NIFE_TX[31]_P/N

						NIFE_RX[31]_P/N			
PM10Q-6	SerDes	SFP+	2	xe3	BCM88470	0	NIFE_TX[28]_P/N		
	SerDes	SFP+	3	xe4			NIFE_RX[28]_P/N		
PM10Q-5	SerDes	SFP+	4	xe5	BCM88470	1	NIFE_TX[25]_P/N		
	SerDes	SFP+	5	xe6			NIFE_RX[25]_P/N		
	SerDes	SFP+	6	xe7	BCM88470	3	NIFE_TX[24]_P/N		
	SerDes	SFP+	7	xe8			NIFE_RX[24]_P/N		
PM10Q-4	SerDes	SFP+	8	xe9	BCM88470	2	NIFE_TX[27]_P/N		
	SerDes	SFP+	9	xe10			NIFE_RX[27]_P/N		
	SerDes	SFP+	10	xe11	BCM88470	0	NIFE_TX[26]_P/N		
	SerDes	SFP+	11	xe12			NIFE_RX[26]_P/N		
PM25-0	SerDes	SFP+	12	xe13	BCM88470	2	NIFE_TX[22]_P/N		
	SerDes	SFP+	13	xe14			NIFE_RX[22]_P/N		
	SerDes	SFP+	14	xe15	BCM88470	3	NIFE_TX[23]_P/N		
	SerDes	SFP+	15	xe16			NIFE_RX[23]_P/N		
	SerDes	SFP28	16	ce17	BCM88470	1	NIF_P/N_TX[01]		
	SerDes	SFP28	17	ce18			NIF_P/N_RX[01]		
	SerDes	SFP28	18	ce19	BCM88470	3	NIF_P/N_TX[00]		
	SerDes	SFP28	19	ce20			NIF_P/N_RX[00]		
							NIF_P/N_RX[03]		
							NIF_P/N_RX[03]		
							NIF_P/N_TX[02]		

							NIF_P/N_RX[02]
PM25-1	SerDes	SFP28	20	ce21	BCM88470	1	NIF_P/N_TX[05]
	SerDes	SFP28	21	ce22	BCM88470	0	NIF_P/N_RX[05]
	SerDes	SFP28	22	ce23	BCM88470		NIF_P/N_TX[04]
	SerDes	SFP28	23	ce24	BCM88470	2	NIF_P/N_RX[04]
PM25-3	SerDes	QSFP28	0	ce25	BCM88470	3	NIF_P/N_TX[07]
						NIF_P/N_RX[07]	
						2	NIF_P/N_TX[15]_P/N
						NIF_P/N_RX[15]_P/N	
						1	NIF_P/N_TX[14]_P/N
						NIF_P/N_RX[14]_P/N	
						NIF_P/N_TX[13]_P/N	
						NIF_P/N_RX[13]_P/N	
PM25-2	SerDes	QSFP28	1	ce26	BCM88470	0	NIF_P/N_TX[12]_P/N
						NIF_P/N_RX[12]_P/N	
						3	NIF_P/N_TX[11]_P/N
						NIF_P/N_RX[11]_P/N	
						2	NIF_P/N_TX[10]_P/N
						NIF_P/N_RX[10]_P/N	
						1	NIF_P/N_TX[09]_P/N
						NIF_P/N_RX[09]_P/N	

Table 1 NIF/NIFE mapping Table

CAUI-4 interface

The PM25-2 and PM25-3 run a 100GbE ports with CAUI-4 interface and directly connects to QSFP28 ports.

The PM25-0 and PM25-1 run a 25GbE ports with CAUI-4 interface and directly connects to SFP28 ports.

10G KR interface

The PM10-11 runs at 10GbE ports with KR interface and directly connects to CPU for packet transmission between CPU and MAC.

LED stream

BCM88470 has two-wire (clock and data) LED interface is to control network port LEDs. Both signals are held low during periods of inactivity. A single LED refresh cycle consists of clocking out a programmable

number of LED data bits. The LED data signal is pulsed high at the start of each LED refresh cycle, this selection defines the Led stream.





Figure 13: LED Refresh Timing



3 Led Refresh cycle

The table shows LED stream from BCM88470 to CPLD then decode by CPLD.CPLD base on decode result to indicate each port LED status.

0	1	2	3	4	5	6	7	8	9	10	11	12	13
Port 25	Port 25 Lane 0			Port 25 Lane 1			Port 25 Lane 2			Port 25 Lane 3			
Lane[1:0]	Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		
14	15	16	17	18	19	20	21	22	23	24	25	26	27
Port 26	Port 26 Lane 0			Port 26 Lane 1			Port 26 Lane 2			Port 26 Lane 3			
Lane[1:0]	Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		
28	29	30	31	32	33	34	35	36	37	38	39	40	41
Lane[1:0]	Port 1			Port 2			Port 3			Port 4			
	Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		
42	43	44	45	46	47	48	49	50	51	52	53	54	55
Lane[1:0]	Port 5			Port 6			Port 7			Port 8			
	Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		
56	57	58	59	60	61	62	63	64	65	66	67	68	69
Lane[1:0]	Port 9			Port 10			Port 11			Port 12			
	Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		
70	71	72	73	74	75	76	77	78	79	80	81	82	83
Lane[1:0]	Port 13			Port 14			Port 15			Port 16			
	Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		
84	85	86	87	88	89	90	91	92	93	94	95	96	97
Lane[1:0]	Port 17			Port 18			Port 19			Port 20			
	Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		
98	99	100	101	102	103	104	105	106	107	108	109	110	111
Lane[1:0]	Port 21			Port 22			Port 23			Port 24			
	Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		Speed [1:0]		Link-up/ Activity		

LED Stream bit define

<u>Lane speed</u>	<u>Speed [1:0]</u>	<u>Lane Number</u>	<u>Lane [1:0]</u>
<u>1G</u>	<u>11</u>	<u>reserve</u>	<u>11</u>
<u>25G</u>	<u>10</u>	<u>4</u>	<u>10</u>
<u>20G</u>	<u>01</u>	<u>2</u>	<u>01</u>
<u>10G</u>	<u>00</u>	<u>1</u>	<u>00</u>

<u>Port configuration</u>	<u>Lane [1:0]</u>	<u>Speed [1:0]</u>
<u>100G</u>	<u>10</u>	<u>10</u>
<u>40G</u>	<u>10</u>	<u>00</u>
<u>10G</u>	<u>00</u>	<u>00</u>
<u>1G</u>	<u>00</u>	<u>11</u>
<u>4 x 25G</u>	<u>00</u>	<u>10</u>
<u>2 x 50G</u>	<u>01</u>	<u>10</u>

	<u>LED</u>
--	------------

<u>Link-up/ Activity</u>	
<u>1</u>	<u>ON</u>
<u>0</u>	<u>OFF</u>
<u>Toggle</u>	<u>Activity</u>

Below table shows default value of LED stream.

0	1	2	3	4	5	6	7	8	9	10	11	12	13
Port 25													
0 Lane[1:0] 1	0 Speed [1:0] 1	Link-up/ Activity	0										
14	15	16	17	18	19	20	21	22	23	24	25	26	27
Port 26													
0 Lane[1:0] 1	0 Speed [1:0] 1	Link-up/ Activity	0										
28	29	30	31	32	33	34	35	36	37	38	39	40	41
Port 1													
0 Lane[1:0] 0	0 Speed [1:0] 0	Link-up/ Activity	0										
42	43	44	45	46	47	48	49	50	51	52	53	54	55
Port 5													
0 Lane[1:0] 0	0 Speed [1:0] 0	Link-up/ Activity	0										
56	57	58	59	60	61	62	63	64	65	66	67	68	69
Port 9													
0 Lane[1:0] 0	0 Speed [1:0] 0	Link-up/ Activity	0										
70	71	72	73	74	75	76	77	78	79	80	81	82	83
Port 13													
0 Lane[1:0] 0	0 Speed [1:0] 0	Link-up/ Activity	0										
84	85	86	87	88	89	90	91	92	93	94	95	96	97
Port 17													
0 Lane[1:0] 0	0 Speed [1:0] 0	Link-up/ Activity	0										
98	99	100	101	102	103	104	105	106	107	108	109	110	111
Port 21													
0 Lane[1:0] 0	0 Speed [1:0] 0	Link-up/ Activity	0										

Software Support

The AS7316-26X supports a base software package composed of the following components:

BIOS support

The AS7316-26X Supports AMI AptioV BIOS version A01 or greater with the x86 CPU module

ONIE

See <https://github.com/opencomputeproject/onie/tree/master/machine/accton> for the latest supported version

Open Network Linux

See <http://opennetlinux.org/> for latest supported version

Specifications

Power Consumption

The total estimated system power consumption of the AS7316-26X is ~315 Watts. This is based upon worst case power assumptions for traffic, optics used and environmental conditions. Typical power consumption will be less.

ROHS

Restriction of Hazardous Substances (6/6)

Compliance with Environmental procedure 020499-00 primarily focused on Restriction of Hazardous Substances (ROHS Directive 2002/95/EC) and Waste and Electrical and Electronic Equipment (WEEE

- Reference Documents
 - 1) ATT-TP-76200

Safety

- UL (CAN/CSA 22.2 No 60950-1 & UL60950-1)
- CB (IEC/EN60950-1)
- CCC (GB4943.1-2011)
- BSMI (CNS14336-1)

Electromagnetic Compatibility

- CE Mark
 - ◆ EN55032 Class A
 - ◆ EN55024 (Immunity) for Information Technology Equipment
 - ◆ EN 61000-3-3
 - ◆ EN 61000-3-2
- FCC Title 47, Part 15, Subpart B Class A
- VCCI Class A
- CNS 13438 (BSMI)
- CCC (GB9254-2008)

Environmental

- Low-Temperature Exposure and Thermal Shock (packaged) : NEBS GR63-CORE ISSUE 4 , Section 4.1.1.1
- High Relative Humidity Exposure (Packaged) : NEBS GR63-CORE ISSUE 4 , Section 4.1.1.2
- High-Temperature Exposure and Thermal Shock (Packaged) : NEBS GR63-CORE ISSUE 4 , Section 4.1.1.3
- Operating Temperature and Relative Humidity : NEBS GR63-CORE ISSUE 4 , Section 4.1.2
- Altitude : NEBS GR63-CORE ISSUE 4 , Section 4.1.3
- Handling Drop Tests -Packaged Equipment : NEBS GR63-CORE ISSUE 4 , Section 4.3.1.1
- Unpackaged Equipment -Drop Tests (All Equipment) : NEBS GR63-CORE ISSUE 4 , Section 4.3.2

- Earthquake (10U Rack) : NEBS GR63-CORE ISSUE 4 , Section 4.4.1 (Zone4)
- Office Vibration Test Procedure; 90 minutes/axis (Stand & 42U Rack) : NEBS GR63-CORE ISSUE 4 , section 4.4.4
- Transportation Vibration-Packaged Equipment : NEBS GR63-CORE ISSUE 4 , section 4.4.5
- Acoustic noise : NEBS GR63-CORE ISSUE 4 , section 4.6
- Bump : IEC60068-2-29- packaged
- Shock : ETSI EN 300 019-2-3 -Operational Tests, Class T3.2 op